



Improved Second Source to the EL2020

ADEL2020

FEATURES

Ideal for Video Applications

- 0.02% Differential Gain
- 0.04° Differential Phase
- 0.1 dB Bandwidth to 25 MHz ($G = +2$)

High Speed

- 90 MHz Bandwidth (-3 dB)
- 500 V/ μ s Slew Rate
- 60 ns Settling Time to 0.1% ($V_o = 10$ V Step)

Low Noise

- 2.9 nV/ $\sqrt{\text{Hz}}$ Input Voltage Noise

Low Power

- 6.8 mA Supply Current
- 2.1 mA Supply Current (Power-Down Mode)


High Performance Disable Function

- Turn-Off Time of 100 ns

- Input to Output Isolation of 54 dB (Off State)

CONNECTION DIAGRAMS

8-Pin Plastic Mini-DIP (N) 20-Pin Small Outline Package




PRODUCT DESCRIPTION


The ADEL2020 is an improved second source to the EL2020. This op amp improves on all the key dynamic specifications while offering lower power and lower cost. The ADEL2020 offers 50% more bandwidth and gain flatness of 0.1 dB to beyond 25 MHz. In addition, differential gain and phase are less than 0.05% and 0.05° while driving one back terminated cable (150Ω). The ADEL2020 offers other significant improvements. The most important of these is lower power supply current, 33% less

than the competition while offering higher output drive. Important specs like voltage noise and offset voltage are less than half of those for the EL2020.

The ADEL2020 also features an improved disable feature. The disable time (to high output impedance) is 100 ns with guaranteed break before make. Finally the ADEL2020 is offered in the industrial temperature range of -40°C to $+85^\circ\text{C}$ in both plastic DIP and SOIC package.



Fine-Scale Gain (Normalized) vs. Frequency for Various Supply Voltages. $R_F = 750\Omega$, Gain = +2



Differential Gain and Phase vs. Supply Voltage

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703

ADEL2020—SPECIFICATIONS (@ $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{ V dc}$, $R_L = 150\ \Omega$ unless otherwise noted)

| Parameter | Conditions | Temperature | ADEL2020A | | | Units |
|------------------------------------|---|--|-----------------|----------------|--|---|
| | | | Min | Typ | Max | |
| INPUT OFFSET VOLTAGE | | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | 1.5 2.0 7 | 7.5 10.0 | mV mV $\mu\text{V}/^\circ\text{C}$ | mV |
| Offset Voltage Drift | | | | | | |
| COMMON-MODE REJECTION | $V_{\text{CM}} = \pm 10\text{ V}$ | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | 50 | 64 0.1 | 1.0 | dB $\mu\text{A}/\text{V}$ |
| POWER SUPPLY REJECTION | $V_S = \pm 4.5\text{ V to } \pm 18\text{ V}$ | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | 65 | 72 0.05 | 0.5 | dB $\mu\text{A}/\text{V}$ |
| INPUT BIAS CURRENT | -Input +Input | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | | 0.5 1 | 7.5 15 | μA μA |
| INPUT CHARACTERISTICS | | | | | | |
| +Input Resistance | | | 1 | 10 | | $\text{M}\Omega$ |
| -Input Resistance | | | | 40 | | Ω |
| +Input Capacitance | | | | 2 | | pF |
| OPEN-LOOP TRANSRESISTANCE | $V_O = \pm 10\text{ V}$ $R_L = 400\ \Omega$ | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | 1 | 3.5 | | $\text{M}\Omega$ |
| OPEN-LOOP DC VOLTAGE GAIN | $R_L = 400\ \Omega$, $V_{\text{OUT}} = \pm 10\text{ V}$ $R_L = 100\ \Omega$, $V_{\text{OUT}} = \pm 2.5\text{ V}$ | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | 80 76 | 100 88 | | dB dB |
| OUTPUT VOLTAGE SWING | $R_L = 400\ \Omega$ | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | ± 12.0 | ± 13.0 | | V |
| Short-Circuit Current | | | | 150 | | mA |
| Output Current | | $T_{\text{MIN}}\text{--}T_{\text{MAX}}$ | 30 | 60 | | mA |
| POWER SUPPLY | | | | | | |
| Operating Range | | | ± 3.0 | ± 18 | | V |
| Quiescent Current | | | | 6.8 | 10.0 | mA |
| Power-Down Current | | | | 2.1 | 3.0 | mA |
| Disable Pin Current | | | | 290 | 400 | μA |
| Min Disable Pin Current to Disable | | | | 30 | | μA |
| DYNAMIC PERFORMANCE | | | | | | |
| 3 dB Bandwidth | $G = +1$; $R_{\text{FB}} = 820$ $G = +2$; $R_{\text{FB}} = 750$ $G = +10$; $R_{\text{FB}} = 680$ | | | 90 70 30 | | MHz MHz MHz |
| 0.1 dB Bandwidth | $G = +2$; $R_{\text{FB}} = 750$ | | | 25 | | MHz |
| Full Power Bandwidth | $V_O = 20\text{ V p-p}$, $R_L = 400\ \Omega$ | | | 8 | | MHz |
| Slew Rate | $R_L = 400\ \Omega$, $G = +1$ | | | 500 | | V/ μs |
| Settling Time to 0.1% | 10 V Step, $G = -1$ | | | 60 | | ns |
| Differential Gain | $f = 3.58\text{ MHz}$ | | | 0.02 | | % |
| Differential Phase | $f = 3.58\text{ MHz}$ | | | 0.04 | | Degree |
| INPUT VOLTAGE NOISE | $f = 1\text{ kHz}$ | | | 2.9 | | $\text{nV}/\sqrt{\text{Hz}}$ |
| INPUT CURRENT NOISE | $-I_{\text{IN}}$, $f = 1\text{ kHz}$ $+I_{\text{IN}}$, $f = 1\text{ kHz}$ | | | 13 1.5 | | $\text{pA}/\sqrt{\text{Hz}}$ $\text{pA}\sqrt{\text{Hz}}$ |
| OUTPUT RESISTANCE | Open Loop (5 MHz) | | | 15 | | Ω |

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

| | |
|---|-------------------------|
| Supply Voltage | ± 18 V |
| Internal Power Dissipation ² | Observe Derating Curves |
| Output Short Circuit Duration | Observe Derating Curves |
| Common-Mode Input Voltage | $\pm V_S$ |
| Differential Input Voltage | ± 6 V |
| Storage Temperature Range | |
| Plastic DIP and SOIC | -65°C to +125°C |
| Operating Temperature Range | -40°C to +85°C |
| Lead Temperature Range (Soldering 60 sec) | +300°C |

NOTES


¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²8-Pin Plastic Package: $\theta_{JA} = 90^\circ\text{C/Watt}$

20-Pin SOIC Package: $\theta_{JA} = 150^\circ\text{C/Watt}$

ESD SUSCEPTIBILITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 volts, which readily accumulate on the human body and on test equipment, can discharge without detection. Although the ADEL2020 features ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.




Offset Null Configuration

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the ADEL2020 is limited by the associated rise in junction temperature. For the plastic packages, the maximum safe junction temperature is 145°C. If the maximum is exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves below.

While the ADEL2020 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions.



Maximum Power Dissipation vs. Temperature

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|--------------------|-------------------|---------------------|----------------|
| ADEL2020AN | -40°C to +85°C | 8-Pin Plastic DIP | N-8 |
| ADEL2020AR-20 | -40°C to +85°C | 20-Pin Plastic SOIC | R-20 |
| ADEL2020AR-20-REEL | -40°C to +85°C | 20-Pin Plastic SOIC | R-20 |

ADEL2020




Figure 1. Connection Diagram for $A_{VCL} = +1$




Figure 2. Closed-Loop Gain and Phase vs. Frequency,
 $G = +1$, $R_L = 150 \Omega$, $R_F = 1 \text{ k}\Omega$ for $\pm 15 \text{ V}$, 910Ω for $\pm 5 \text{ V}$




Figure 3. Closed-Loop Gain and Phase vs. Frequency,
 $G = +1$, $R_L = 1 \text{ k}\Omega$, $R_F = 1 \text{ k}\Omega$ for $\pm 15 \text{ V}$, 910Ω for $\pm 5 \text{ V}$








Figure 4. -3 dB Bandwidth vs. Supply Voltage,
 $Gain = +1$, $R_L = 150 \Omega$

Figure 5. Connection Diagram for $A_{VCL} = -1$ Figure 6. Closed-Loop Gain and Phase vs. Frequency,
 $G = -1$, $R_L = 150 \Omega$, $R_F = 680 \Omega$ for $V_S = \pm 15 V$, 620Ω for
 $\pm 5 V$ Figure 7. Closed-Loop Gain and Phase vs. Frequency,
 $G = -1$, $R_L = 1 k\Omega$, $R_F = 680 \Omega$ for $V_S = \pm 15 V$, 620Ω for
 $\pm 5 V$ Figure 8. -3 dB Bandwidth vs. Supply Voltage,
 $Gain = -1$, $R_L = 150 \Omega$




Figure 9. Connection Diagram for $A_{VCL} = +2$




Figure 10. Closed-Loop Gain and Phase vs. Frequency,
 $G = +2$, $R_L = 150 \Omega$, $R_F = 750 \Omega$ for $\pm 15 V$, 715Ω for $\pm 5 V$




Figure 11. Closed-Loop Gain and Phase vs. Frequency,
 $G = +2$, $R_L = 1 k\Omega$, $R_F = 750 \Omega$ for $\pm 15 V$, 715Ω for $\pm 5 V$








Figure 12. -3 dB Bandwidth vs. Supply Voltage,
 $Gain = +2$, $R_L = 150 \Omega$

Figure 13. Connection Diagram for $A_{VCL} = +10$ Figure 14. Closed-Loop Gain and Phase vs. Frequency,
 $G = +10, R_L = 150 \text{ k}\Omega$ Figure 15. Closed-Loop Gain and Phase vs. Frequency,
 $G = +10, R_L = 1 \text{ k}\Omega$ Figure 16. -3 dB Bandwidth vs. Supply Voltage,
 $\text{Gain} = +10, R_L = 150 \Omega$

ADEL2020




Figure 17. Maximum Undistorted Output Voltage vs. Frequency




Figure 20. Closed-Loop Output Resistance vs. Frequency




Figure 18. Power Supply Rejection vs. Frequency




Figure 21. Supply Current vs. Junction Temperature




Figure 19. Input Voltage and Current Noise vs. Frequency




Figure 22. Slew Rate vs. Supply Voltage

GENERAL DESIGN CONSIDERATIONS

The ADEL2020 is a current feedback amplifier optimized for use in high performance video and data acquisition systems. Since it uses a current feedback architecture, its closed-loop bandwidth depends on the value of the feedback resistor. The -3 dB bandwidth is also somewhat dependent on the power supply voltage. Lowering the supplies increases the values of internal capacitances, reducing the bandwidth. To compensate for this, smaller values of feedback resistor are used at lower supply voltages.

POWER SUPPLY BYPASSING

Adequate power supply bypassing can be critical when optimizing the performance of a high frequency circuit. Inductance in the power supply leads can contribute to resonant circuits that produce peaking in the amplifier's response. In addition, if large current transients must be delivered to the load, then bypass capacitors (typically greater than $1\text{ }\mu\text{F}$) will be required to provide the best settling time and lowest distortion. Although the recommended $0.1\text{ }\mu\text{F}$ power supply bypass capacitors will be sufficient in most applications, more elaborate bypassing (such as using two paralleled capacitors) may be required in some cases.

CAPACITIVE LOADS

When used with the appropriate feedback resistor, the ADEL2020 can drive capacitive loads exceeding 1000 pF directly without oscillation. Another method of compensating for large load capacitance is to insert a resistor in series with the loop output. In most cases, less than $50\text{ }\Omega$ is all that is needed to achieve an extremely flat gain response.

OFFSET NULLING

A $10\text{ k}\Omega$ pot connected between Pins 1 and 5, with its wiper connected to $\text{V}+$, can be used to trim out the inverting input current (with about $\pm 20\text{ }\mu\text{A}$ of range). For closed-loop gains above about 5, this may not be sufficient to trim the output offset voltage to zero. Tie the pot's wiper to ground through a large value resistor ($50\text{ k}\Omega$ for $\pm 5\text{ V}$ supplies, $150\text{ k}\Omega$ for $\pm 15\text{ V}$ supplies) to trim the output to zero at high closed-loop gains.

OPERATION AS A VIDEO LINE DRIVER

The ADEL2020 is designed to offer outstanding performance at closed-loop gains of one or greater. At a gain of 2, the ADEL2020 makes an excellent video line driver. The low differential gain and phase errors and wide -0.1 dB bandwidth are nearly independent of supply voltage and load. For applications requiring widest 0.1 dB bandwidth, it is recommended to use $715\text{ }\Omega$ feed-back and gain resistors. This will result in about 0.05 dB of peaking and a -0.1 dB bandwidth of 30 MHz on $\pm 15\text{ V}$ supplies.

DISABLE MODE


By pulling the voltage on Pin 8 to common (0 V), the ADEL2020 can be put into a disabled state. In this condition, the supply current drops to less than 2.8 mA , the output becomes a high impedance, and there is a high level of isolation from input to output. In the case of a line driver for example, the output impedance will be about the same as for a $1.5\text{ k}\Omega$ resistor (the feedback plus gain resistors) in parallel with a 13 pF capacitor (due to the output) and the input to output isolation will be better than 50 dB at 10 MHz.

Leaving the disable pin disconnected (floating) will leave the part in the enabled state.

In cases where the amplifier is driving a high impedance load, the input to output isolation will decrease significantly if the input signal is greater than about 1.2 V peak to peak. The isolation can be restored to the 50 dB level by adding a dummy load (say $150\text{ }\Omega$) at the amplifier output. This will attenuate the feedthrough signal. (This is not an issue for multiplexer applications where the outputs of multiple ADEL2020s are tied together as long as at least one channel is in the ON state.) The input impedance of the disable pin is about $35\text{ k}\Omega$ in parallel with a few pF . When grounded, about $50\text{ }\mu\text{A}$ flows out of the disable pin for $\pm 5\text{ V}$ supplies.



Break before make operation is guaranteed by design. If driven by standard CMOS logic, the disable time (until the output is high impedance), is about 100 ns and the enable time (to low impedance output) is about 160 ns . Since it has an internal pull-up resistor of about $35\text{ k}\Omega$, the ADEL2020 can be used with open drain logic as well. In this case, the enable time is increased to about $1\text{ }\mu\text{s}$.

If there is a nonzero voltage present on the amplifier's output at the time it is switched to the disabled state, some additional decay time will be required for the output voltage to relax to zero. The total time for the output to go to zero will generally be about 250 ns and is somewhat dependent on the load impedance.



OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

Plastic Mini-DIP (N) Package**20-Lead Wide Body SOIC (R) Package**

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

C1727-24-10/92

PRINTED IN U.S.A.